Attorney Docket No.: 2102475-992040

	Applicants	Takehiko HOJO		
	Application No.	Not yet assigned		
	Filed:	March 24, 2004		
INFORMATION DISCLOSURE STATEMENT	For:	Semiconductor Integrated Circuit Provided With Semiconductor Memory Circuit Having Redundancy Function And Method For Transferring Address Data		
	Group Art Unit:	Not yet assigned		
	Examiner:	Not yet assigned		
	Attorney Docket No.:	2102475-992040		

Commissioner of Patents and Trademarks P.O. Box 1450 Alexandria, VA 22313-1450						
Dear Sir:						
In accordance with the provisions of 37 C.F.R. § 1.56(a) and 37 C.F.R. § 1.97, Applicant(s) hereby make of record the references listed on the accompanying Form PTO-1449 for consideration by the Examiner in connection with the examination of the above-identified patent application.						
This	Info	rmation Disclosure Statement:				
(a)						
(b)		is filed within three (3) months of the Filing Date or before the mailing date of a First Office Action on the merits; OR				
(c)		after the period defined in (b) but before the mailing date of a Final Rejection or Notice of Allowance, OR				
(d)		is filed after the first Office Action and more than three months after the application's filing date or PCT national stage date of entry filing but, as far as is known to the undersigned prior to the mailing date of either a final rejection or a notice of allowance, and is accompanied by either the fee (\$180) set forth in 37 CFR § 1.17(p) or a certification as specified in 37 CFR § 1.97(e), as checked below OR				
(e)		is filed after the mailing date of either a final rejection or a notice of allowance, and the issue fee has not been paid, and is accompanied by the requisite petition fee (\$130) set forth in 37 CFR § 1.17(I)(1) and a certification as specified in 37 CFR § 1.97(e), as checked below. This document is to be considered as a petition requesting consideration of the information disclosure statement.				
As required under § 1.97(e), Applicants, through the undersigned, hereby state either that [check the appropriate space]:						
(f)		Each item of information contained in the Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing date of the Information Disclosure Statement; or				

Attorney Docket No.: 2102475-992040

a communication to the knowledge inquiry, no item o known to any indi	No item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing this Statement after making reasonable inquiry, no item of information contained in the Information Disclosure Statement was known to any individual designated in § 1.56(c) more than three months prior to the filing of the Information Disclosure Statement.						
It is respectfully requested that each of the references shown on the attached Form PTO-1449 be made of record in this application. Copies of references are enclosed.							
The Japanese Patent Application No. 2000-182394, as listed on the attached Form 1449, pertains to a conventional semiconductor memory device that has a redundancy function of replacing a regular memory cell with a spare memory cell when the regular memory cell is defective.							
The Commissioner is authorized to charge any deficiencies and credit any overpayment of fees to our Deposit Account No07-1896							
	Respectfully submitted,						
Date: March 24, 2004	GRAY CARY WARE & FREIDENRICH LLP						
By: Reg. No. Edward B. Weller (Reg. No. 37,4 Attorneys for Applicant(s) 2000 University Avenue East Palo Alto, CA 94303 650-833-2436							
Customer Number or Bar Code Label	26379 (Insert Customer No. or Attach bar code label here)						

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as EXPRESS MAIL (EV 302280479 US) in an envelope addressed to: Commissioner of Patents & Trademarks, P.O. Box 1450, Alexandria, VA 22313-1450.

March 24, 2004

Date

Signature

Attorney Docket No.: 2102475-992040

Form PTO-1449 U.S. DEPT. OF COMMERCE (modified 2/91) Patent and Trademark Office INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)			Attorney Docket Number: 2102475-992040			Serial Number: Not yet assigned			
(Coo service since sin incression,)			Applicants: Hojo, et al.						
				Filing date: March 24, 2004			Group art unit: Not yet assigned		
U.S. PATENT DOCUMENTS									
Examiner Initial	Patent number Date		Name		Class	Sub- class	l B Fr Fr		
					1	4			
FOREIGN PATENT DOCUMENTS									
	Document number	Date	Country		Class	Sub- class	Translation YES NO		
	2000-182394	6-30-2000	Japan		·			X	
		<u> </u>				1			
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)									
Ouellette, et al, "Shared Fuse Macro for Multiple Embedded Memory Devices with Redundancy," IBM, Microelectronics Division, ASIC Development, Essex Junction, VT 05452, US, 4 pages, 2001 IEEE.									
L	<u> </u>							•	
Examiner:	Date Considered:								
			hether or not citati clude copy of this					e through citation	
11 1101 111 001	iorinance and not	Compidered. III	crade copy of this	TOTAL WILLIAM	communic	andii to ti	e applicant.		